View HT162009_4533080.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

HT1620 RAM Mapping 324 LCD Controller for I/O MCU
PATENTED
PAT No. : 099352
Technical Document
* FAQs * Application Note
Features
* Logic operating voltage: 2.4V~3.3V * LCD voltage: 3.6V~4.9V * Low operating current <3mA at 3V * External 32.768kHz crystal oscillator * Selection of 1/2 or 1/3 bias, and selection of * 8 kinds of time base/WDT clock source * 324 LCD driver * Built-in 324-bit display RAM * 3-wire serial interface * Internal LCD driving frequency source * Software configuration feature * R/Wy address auto increment * Data mode and command mode instructions * Three data accessing modes * HT1620: 64pin LQFP package
1/2 or 1/3 or 1/4 duty LCD applications
* Internal time base frequency sources * Two selectable buzzer frequencies
(2kHz/4kHz)
* Built-in capacitor type bias charge pump * Time base or WDT overflow output
HT1620G: Gold bumped chip
General Description
The HT1620 is a 128 pattern (324), memory mapping, and multi-function LCD driver. The S/W configuration feature of the HT1620 makes it suitable for multiple LCD applications including LCD modules and display subsystems. Only three or four lines are required for the interface between the host controller and the HT1620. The HT1620 consumes low operating current owing to adopting capacitor type bias charge pump. The HT162X series have many kinds of products that match various applications.
Selection Table
HT162X COM SEG Built-in Osc. Crystal Osc. HT1620 4 32 3/4 O HT1621 4 32 O O HT1622 8 32 O 3/4 HT16220 8 32 3/4 O HT1623 8 48 O O HT1625 8 64 O O HT1626 16 48 O O
Rev. 1.80
1
July 27, 2009
PATENTED
Block Diagram
HT1620
OSCO OSCI CS RD WR DATA C o n tro l and T im in g C ir c u it
D is p la y R A M
COM0 L C D D r iv e r / B ia s C ir c u it COM3 SEG0 SEG 31
VDD VSS
CC1 CC2 VO 15N VEE
BZ BZ
T o n e F re q u e n c y G e n e ra to r
W a tc h d o g T im e r & T im e B a s e G e n e r a to r
IR Q
Note:
CS: Chip selection BZ, BZ: Tone outputs WR, RD, DATA: Serial interface COM0~COM3, SEG0~SEG31: LCD outputs IRQ: Time base or WDT overflow output VO15N: Half voltage circuit output pin VEE: Double voltage circuit output pin CC1/CC2: External capacitor pin, for double voltage and half voltage circuit use
Pin Assignment
NC NC NC CS RD WR DATA VSS OSCO OSCI VDD IR Q BZ BZ CC1 NC 64636261605958575655545352515049 1 2 3 4 5 6 7 8 10 11 12 13 14 15 16 9 H T1620 6 4 L Q F P -A 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33
NC VO1 V CO CO CO CO SE SE SE SE SE SE SE C
NC C2 5N EE M0 M1 M2 M3 G0 G1 G2 G3 G4 G5 G6
NC NC NC SE SE SE SE SE SE SE SE SE SE SE SE NC G 31 G 30 G 29 G 28 G 27 G 26 G 25 G 24 G 23 G 22 G 21 G 20
171819 20212223242526272829303132
NC SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG SEG NC NC SEG SEG 7 8 9 10 11 12 13 14 15 16 17 18 19
Rev. 1.80
2
July 27, 2009
PATENTED
Pad Assignment
OSCO DATA OSCI VDD CC1 VSS IR Q WR RD CS BZ BZ
HT1620
CC2 1 VO 15N VEE 3 COM0 COM1 COM2
51 2 4 5 6 7 8 9
50
49
48
47
46
45
44
43
42
41 40
CO SE SE SE
M3 G0 G1 G2
(0 ,0 )
39 38 37 36 35 34 33 32 31 30 29 28
SEG 31 SEG 30 SEG 29 SEG 28 SEG 27 SEG SEG SEG SEG SEG SEG 26 25 24 23 22 21
10 11 12 13
SEG3 SEG4 SEG5
14 SEG6
15 SEG7
16 SEG8
17 SEG9
18 19 SEG 10 SEG 11
20 SEG 12
21 22 SEG 14 SEG 13
23 24 SEG 15 SEG 16
25 26 SEG 17 SEG 18
27 SEG 19
SEG 20
Chip size: 92 89 (mil)2 Bump height: 18mm 3mm Min. Bump spacing: 23.102mm Bump size: 76 76mm2 * The IC substrate should be connected to VDD in the PCB layout artwork.
Rev. 1.80
3
July 27, 2009
PATENTED
Pad Coordinates
Pad No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 X -1047.550 -1047.675 -1047.589 -1047.675 -1047.675 -1047.675 -1047.675 -1047.675 -1047.675 -1047.675 -1047.675 -1047.675 -1047.675 -998.865 -899.766 -800.745 -701.646 -602.625 -503.526 -404.505 -305.406 -206.385 -107.285 -8.264 90.835 189.855 Y 1003.190 751.820 653.370 546.716 447.615 348.594 249.495 150.475 51.375 -47.646 -146.745 -245.766 -344.865 -1017.875 -1017.875 -1017.875 -1017.875 -1017.875 -1017.875 -1017.875 -1017.875 -1017.875 -1017.875 -1017.875 -1017.875 -1017.875 Pad No. 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 X 288.954 1066.345 1066.345 1066.345 1066.345 1066.345 1066.345 1066.345 1066.345 1066.345 1066.345 1066.345 1066.345 1061.255 962.234 863.135 612.943 430.677 267.974 168.952 59.692 -126.910 -445.130 -704.419 -855.819
HT1620
Unit: mm Y -1017.875 -956.690 -857.591 -758.569 -659.470 -560.449 -461.351 -362.330 -263.230 -164.210 -65.110 33.910 133.010 1003.190 1003.190 1003.190 1003.190 999.625 1003.190 1003.190 1003.715 1003.190 999.100 999.100 1003.190
Rev. 1.80
4
July 27, 2009
PATENTED
Pad Description
Pad No. 51, 1 2 3 4~7 8~39 Pad Name CC1, CC2 VO15N VEE COM0~COM3 SEG0~SEG31 I/O I O 3/4 O O Description
HT1620
External capacitor pin, for double voltage and half voltage circuit use Half voltage circuit output pin Double voltage circuit output pin LCD common outputs LCD segment outputs Chip selection input with pull-high resistor. When the CS is logic high, the data and command, read from or written to the HT1620 are disabled. The serial interface circuit is also reset. But if the CS is at logic low level and is input to the CS pad, the data and command transmission between the host controller and the HT1620 are all enabled. READ clock input with pull-high resistor. Data in the RAM of the HT1620 are clocked out on the falling edge of the RD signal. The clocked out data will appear on the DATA line. The host controller can use the next raising edge to latch the clocked out data. WRITE clock input with pull-high resistor. Data on the DATA line are latched into the HT1620 on the rising edge of the WR signal. Serial data input/output with pull-high resistor Negative power supply, Ground The OSCI and OSCO pads are connected to a 32.768kHz crystal in order to generate a system clock. Positive power supply Time base or WDT overflow flag, NMOS open drain output 2kHz or 4kHz tone frequency output pair (tri-state output buffer)
40
CS
I
41
RD
I
42 43 44 45 46 47 48 49, 50
WR DATA VSS OSCO OSCI VDD IRQ BZ, BZ
I I/O 3/4 O I 3/4 O O
Absolute Maximum Ratings
Supply Voltage ...........................VSS-0.3V to VSS+3.6V Input Voltage..............................VSS-0.3V to VDD+0.3V Storage Temperature ............................-50oC to 125oC Operating Temperature...........................-25oC to 75oC
Note: These are stress ratings only. Stresses exceeding the range specified under Absolute Maximum Ratings may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.
Rev. 1.80
5
July 27, 2009
PATENTED
D.C. Characteristics
Symbol VDD IDD ISTB VIL VIH IOL1 IOH1 IOL2 IOH2 IOL3 IOH3 RPH Note: Parameter Operating Voltage Operating Current Standby Current Input Low Voltage Input High Voltage DATA, BZ, BZ, IRQ DATA, BZ, BZ LCD Common Sink Current LCD Common Source Current LCD Segment Sink Current LCD Segment Source Current Pull-high Resister Test Conditions VDD 3/4 3V 3V 3V 3V 3V 3V 3V 3V 3V 3V 3V Conditions 3/4 See note 1 See note 2 DATA, WR, CS, RD DATA, WR, CS, RD VOL=0.3V VOH=2.7V VOL=0.3V VOH=2.7V VOL=0.3V VOH=2.7V DATA, WR, CS, RD Min. 2.4 3/4 3/4 3/4 2.4 0.8 -0.6 80 -70 70 -30 100 Typ. 3/4 2 3/4 3/4 3/4 1.6 -1.2 150 -120 140 -60 200
HT1620
Ta=25C Max. 3.3 3 1 0.6 3.0 3/4 3/4 3/4 3/4 3/4 3/4 300 Unit V mA mA V V mA mA mA mA mA mA kW
1. No load, Buzzer Off, LCD On, system enable and CS=WR=RD=High 2. No load, Buzzer Off, LCD Off, system disable and CS=WR=RD=High Ta=25C Test Conditions VDD 3V 3/4 3/4 3/4 3/4 3/4 3V Read mode Tone Frequency (2kHz) n: Number of COM Write mode Crystal 32kHz Conditions Crystal 32kHz Min. 3/4 3/4 3/4 3/4 3/4 3/4 4 3/4 3/4 3/4 500 3.34 6.67 3/4 60 500 Typ. 32768 64 64 56 64 n/fLCD 3/4 3/4 2.0 4.0 600 3/4 3/4 120 120 600 Max. 3/4 3/4 3/4 3/4 3/4 3/4 150 75 3/4 3/4 3/4 125 3/4 160 3/4 3/4 Unit Hz Hz Hz Hz Hz s kHz kHz kHz kHz ns ms ns ns ns
A.C. Characteristics
Symbol fSYS Parameter System Clock LCD Frame Frequency LCD Frame Frequency 1/2 Duty fLCD LCD Frame Frequency 1/3 Duty LCD Frame Frequency 1/4 Duty tCOM fCLK LCD Common Period Serial Data Clock
fTONE Tone Frequency (4kHz) tCS Serial Interface Reset Pulse Width (Figure 3) WR, RD Input Pulse Width (Figure 1) Rise/Fall Time Serial Data Clock Width (Figure 1) Setup Time for DATA to WR, RD Clock Width (Figure 2) Hold Time for DATA to WR, RD Clock Width (Figure 2)
3V 3/4 3V
Crystal 32kHz
CS Write mode Read mode
tCLK
t r, t f tSU tH
3V 3V 3V
3/4 3/4 3/4
Rev. 1.80
6
July 27, 2009
PATENTED
Symbol tSU1 tH1 tOFF tSR Note: Parameter Setup Time for CS to WR,RD Clock Width (Figure 3) Hold Time for CS to WR, RD Clock Width (Figure 3) VDD OFF Times (Figure 4) VDD Rising Slew Rate (Figure 4) Test Conditions VDD 3V 3V 3/4 3/4 Conditions 3/4 3/4 VDD drop down to 0V 3/4 Min. Typ.
HT1620
Max. 3/4 3/4 3/4 3/4 Unit
500 50 20 0.05
600 100 3/4 3/4
ns ns ms V/ms
1. If the conditions of Power-on Reset timing are not satisfied in power On/Off sequence, the internal Power-on Reset (POR) circuit will not operate normally. 2. If the VDD drops below the minimum voltage of operating voltage spec. during operating, the conditions of Power-on Reset timing must be satisfied also. That is, the VDD must drop to 0V and keep at 0V for 20ms (min.) before rising to the normal operating voltage.
V A L ID D A T A
tf W R,RD C lo c k 90% 50% 10%
tr V tC
LK
DD
DB
V th
DD
50% ts
u
GND V
DD
tC
GND
W R,RD C lo c k
LK
50%
GND
Figure 1
Figure 2
tC
S
CS
50% ts
u1
V
DD
th
1
GND
V
DD
VDD
W R,RD C lo c k
0V
tS
R
50% F IR S T C lo c k
tO
FF
LAST C lo c k
GND
Figure 3
Figure 4. Power-on Reset Timing
Rev. 1.80
7
July 27, 2009
PATENTED
Functional Description
Display Memory - RAM structure The static display RAM is organized into 324 bits and stores the display data. The contents of the RAM are directly mapped to the contents of the LCD driver. Data in the RAM can be accessed by the READ, WRITE and READ-MOD IFY-WRITE commands. The following is a mapping from the RAM to the LCD patterns.
COM3 SEG0 SEG1 SEG2 SEG3 3 2 A d d r e s s 6 b its (A 5 , A 4 , ..., A 0 ) 1 COM2 COM1 COM0 0
HT1620
Time Base and Watchdog Timer - WDT The time base generator and WDT share the same divided (256) counter. TIMER DIS/EN/CLR, WDT DIS/EN/CLR and IRQ EN/DIS are independent from each other. Once the WDT time-out occurs, the IRQ pin will stay at a logic low level until the CLR WDT or the IRQ DIS command is issued. Buzzer Tone Output A simple tone generator is implemented in the HT1620. The tone generator can output a pair of differential driving signals on the BZ and BZ which are used to generate a single tone. LCD Driver The HT1620 is a 128 (324) pattern LCD driver. It can be configured as 1/2 or 1/3 bias and 2 or 3 or 4 commons of LCD driver by the S/W configuration. This feature makes the HT1620 suitable for multiple LCD applications. The LCD driving clock is derived from the system clock. The value of the driving clock is always 256Hz even when it is at a 32.768kHz crystal oscillator frequency. The LCD corresponding commands are summarized in the table.
SEG 31 D 3 D 2 D 1 D 0
31 Addr D a ta
D a ta 4 b its (D 3 , D 2 , D 1 , D 0 )
RAM Mapping
T im e B a s e C lo c k S o u r c e /2 5 6 VDD CLR T im e r W DT /4 D CK R T IM E R E N /D IS W D T E N /D IS Q IR Q E N /D IS IR Q
CLR W DT
Timer and WDT Configurations
Name LCD OFF LCD ON
Command Code 10000000010X 10000000011X Turn off LCD outputs Turn on LCD outputs
Function
BIAS and COM
1000010abXcX
c=0: 1/2 bias option c=1: 1/3 bias option ab=00: 2 commons option ab=01: 3 commons option ab=10: 4 commons option
Rev. 1.80
8
July 27, 2009
PATENTED
The bold form of 1 0 0, namely 1 0 0, indicates the command mode ID. If successive commands have been issued, the command mode ID will be omitted, except for the first command. The LCD OFF command turns the LCD display off by disabling the LCD bias generator. The LCD ON command, on the other hand, turns the LCD display on by enabling the LCD bias generator. The BIAS and COM are the LCD panel related commands. With the use of the LCD related commands, the HT1620 can be compatible with most types of LCD panels. Command Format The HT1620 can be configured by the S/W setting. There are two mode commands to configure the HT1620 resources and to transfer the LCD display data. The configuration mode of the HT1620 is called command mode, and its command mode ID is 1 0 0. The command mode consists of a system configuration command, a system frequency selection command, an LCD configuration command, a tone frequency selection command, a timer/WDT setting command, and an operating command. The data mode, on the other hand, includes READ, WRITE, and READ-MODIFY-WRITE operations. The following are the data mode IDs and the command mode ID: Operation READ WRITE READ-MODIFY-WRITE COMMAND Mode Data Data Data Command ID 110 101 101 100 Interfacing
HT1620
Only four lines are required to interface with the HT1620. The CS line is used to initialize the serial interface circuit and to terminate the communication between the host controller and the HT1620. If the CS pin is set to 1, the data and command issued between the host controller and the HT1620 are first disabled and then initialized. Before issuing a mode command or mode switching, a high level pulse is required to initialize the serial interface of the HT1620. The DATA line is the serial data input/output line. Data to be read or written or commands to be written have to be passed through the DATA line. The RD line is the READ clock input. Data in the RAM are clocked out on the falling edge of the RD signal, and the clocked out data will then appear on the DATA line. It is recommended that the host controller read in correct data during the interval between the rising edge and the next falling edge of the RD signal. The WR line is the WRITE clock input. The data, address, and command on the DATA line are all clocked into the HT1620 on the rising edge of the WR signal. There is an optional IRQ line to be used as an interface between the host controller and the HT1620. The IRQ pin can be selected as a timer output or a WDT overflow flag output by the S/W setting. The host controller can perform the time base or the WDT function by connecting with the IRQ pin of the HT1620.
The mode command should be issued before the data or command is transferred. If successive commands have been issued, the command mode ID, 1 0 0, can be omitted. While the system is operating in the non-successive command or the non-successive address data mode, the CS pin should be set to 1 and the previous operation mode will be reset also. Once the CS pin returns to 0, a new operation mode ID should be issued first.
Rev. 1.80
9
July 27, 2009
PATENTED
Timing Diagrams
READ Mode (Command Code: 1 1 0)
HT1620
CS
WR
RD 1 1 0 A5 A4 A3 A2 A1 A0 M e m o ry A d d re s s 1 (M A 1 ) D0 D1 D2 D3 D a ta (M A 1 ) 1 1 0 A5 A4 A3 A2 A1 A0 M e m o ry A d d re s s 2 (M A 2 ) D0 D1 D2 D3 D a ta (M A 2 )
DATA
READ Mode (Successive Address Reading)
CS
WR
RD 1 1 0 A5 A4 A3 A2 A1 A0 M e m o ry A d d re s s (M A ) D0 D1 D2 D3 D a ta (M A ) D0 D1 D2 D3 D a ta (M A + 1 ) D0 D1 D2 D3 D a ta (M A + 2 ) D0 D1 D2 D3 D a ta (M A + 3 ) D0
DATA
WRITE Mode (Command Code: 1 0 1)
CS
WR 1 0 1 A5 A4 A3 A2 A1 A0 M e m o ry A d d re s s 1 (M A 1 ) D0 D1 D2 D3 D a ta (M A 1 ) 1 0 1 A5 A4 A3 A2 A1 A0 M e m o ry A d d re s s 2 (M A 2 ) D0 D1 D2 D3 D a ta (M A 2 )
DATA
Rev. 1.80
10
July 27, 2009
PATENTED
WRITE Mode (Successive Address Writing)
HT1620
CS
WR 1 0 1 A5 A4 A3 A2 A1 A0 D0D1 D2 D3 D0D1 D2 D3 D0D1 D2 D3 D0D1 D2 D3 D0 M e m o ry A d d re s s (M A ) D a ta (M A ) D a ta (M A + 1 ) D a ta (M A + 2 ) D a ta (M A + 3 )
DATA
Note: It is recommended that the host controller should read with the data from the DATA line between the raising edge of the RD line and the falling edge of the next RD line.
READ-MODIFY-WRITE Mode (Command Code: 1 0 1)
CS
WR
RD 1 0 A5 A4 A3 A2 A1 A0 M e m o ry A d d re s s 1 (M A 1 ) D0 D1 D2 D3 D a ta (M A 1 ) D0 D1 D2 D3 D a ta (M A 1 ) 1 0 A5 A4 A3 A2 A1 A0 M e m o ry A d d re s s 2 (M A 2 ) 1 D0 D1 D2 D3 D a ta (M A 2 )
DATA
1
READ-MODIFY-WRITE Mode (Successive Address Accessing)
CS
WR
RD 1 0 1 A5 A4 A3 A2 A1 A0 M e m o ry A d d re s s (M A ) D0 D1 D2 D3 D a ta (M A ) D0 D1 D2 D3 D a ta (M A ) D0 D1 D2 D3 D a ta (M A + 1 ) D0 D1 D2 D3 D a ta (M A + 1 ) D0 D1 D2 D3 D a ta (M A + 2 ) D0
DATA
Rev. 1.80
11
July 27, 2009
PATENTED
Command Mode (Command Code: 1 0 0)
CS
HT1620
WR 1 0 0 C8 C7 C6 C5 C4 C3 C2 C1 C om m and 1 C0 C8 C o m m a n d ... C7 C6 C5 C4 C3 C2 C1 C om m and i C0 C om m and or D a ta M o d e
DATA
Mode (Data And Command Mode)
CS
WR
DATA
Com m and or D a ta M o d e
A d d re s s a n d D a ta
Com m and or D a ta M o d e
A d d re s s a n d D a ta
Com m and or D a ta M o d e
A d d re s s a n d D a ta
RD
Rev. 1.80
12
July 27, 2009
PATENTED
Application Circuits
V 0 .1 m F 0 .1 m F 3M W CC1 CS RD* WR DATA R IR Q * COM0~COM3 SEG 0~SEG 31 CC2 VO 15N VEE OSCI C ry s ta l 32768H z O s c illa to r
DD
HT1620
V
DD
0 .1 m F
MCU
H T1620
OSCO BZ
P ie z o BZ
1 /2 o r 1 /3 B ia s ; 1 /2 , 1 /3 o r 1 /4 D u ty
LCD
Note:
Panel
* The connection of the IRQ and RD pin is selectable depending on the requirement of the MCU. VDD=2.4V~3.3V, VEE=-1/2 VDD, VLCD (LCD voltage)=VDD-VEE=3/2 VDD=3.6V~4.9V. Adjust R (external pull-high resistance) to fit users time base clock.
Command Summary
Name READ WRITE READ MODIFY WRITE SYS DIS SYS EN LCD OFF LCD ON TIMER DIS WDT DIS TIMER EN WDT EN TONE OFF CLR TIMER CLR WDT ID 110 101 101 Command Code A5A4A3A2A1A0D0D1D2D3 A5A4A3A2A1A0D0D1D2D3 A5A4A3A2A1A0D0D D2D3 D/C D D D Function Read data from the RAM Write data to the RAM Read and write to the RAM Turn off both system oscillator and LCD bias generator Turn on system oscillator Turn off LCD bias generator Turn on LCD bias generator Disable time base output Disable WDT time-out flag output Enable time base output Enable WDT time-out flag output Turn off tone outputs Clear the contents of the time base generator Clear the contents of the WDT stage LCD 1/2 bias option ab=00: 2 commons option ab=01: 3 commons option ab=10: 4 commons option Yes Yes Yes Yes Def.
100 100 100 100 100 100 100 100 100 100 100
0000-0000-X 0000-0001-X 0000-0010-X 0000-0011-X 0000-0100-X 0000-0101-X 0000-0110-X 0000-0111-X 0000-1000-X 0000-1101-X 0000-111X-X
C C C C C C C C C C C
Yes
BIAS 1/2
100
0010-abX0-X
C
Rev. 1.80
13
July 27, 2009
PATENTED
Name ID Command Code D/C Function LCD 1/3 bias option ab=00: 2 commons option ab=01: 3 commons option ab=10: 4 commons option Tone frequency, 4kHz Tone frequency, 2kHz Disable IRQ output Enable IRQ output Time base clock output: 1Hz The WDT time-out flag after: 4s Time base clock output: 2Hz The WDT time-out flag after: 2s Time base clock output: 4Hz The WDT time-out flag after: 1s Time base clock output: 8Hz The WDT time-out flag after: 1/2s Time base clock output: 16Hz The WDT time-out flag after: 1/4s Time base clock output: 32Hz The WDT time-out flag after: 1/8s Time base clock output: 64Hz The WDT time-out flag after: 1/16s Time base clock output: 128Hz The WDT time-out flag after:1/32s Test mode, user dont use. Normal mode
HT1620
Def.
BIAS 1/3
100
0010-abX1-X
C
TONE 4K TONE 2K IRQ DIS IRQ EN F1 F2 F4 F8 F16 F32 F64 F128 TEST NORMAL Note:
,
100 100 100 100 100 100 100 100 100 100 100 100 100 100
010X-XXXX-X 0110-XXXX-X 100X-0XXX-X 100X-1XXX-X 101X-0000-X 101X-0001-X 101X-0010-X 101X-0011-X 101X-0100-X 101X-0101-X 101X-0110-X 101X-0111-X 1110-0000-X 1110-0011-X
C C C C C C C C C C C C C C
Yes
Yes
Yes
X: Don t care A5~A0: RAM addresses D3~D0: RAM data D/C: Data/command mode Def.: Power on reset default All the bold forms, namely 1 1 0, 1 0 1, and 1 0 0, are mode commands. Of these, 1 0 0 indicates the command mode ID. If successive commands have been issued, the command mode ID except for the first command will be omitted. The source of the tone frequency and of the time base/WDT clock frequency can be derived from a 32.768kHz crystal oscillator. Calculation of the frequency is based on the system frequency sources as stated above. It is recommended that the host controller should initialize the HT1620 after power on reset, for power on reset may fail, which in turn leads to malfunctioning of the HT1620.
Rev. 1.80
14
July 27, 2009
PATENTED
Package Information
64-pin LQFP (7mm7mm) Outline Dimensions
C D 48 33 G H
HT1620
I 49 32 F
A B
E
64
17 K 1 16 a J
Symbol A B C D E F G H I J K a
Dimensions in mm Min. 8.9 6.9 8.9 6.9 3/4 0.13 1.35 3/4 0.05 0.45 0.09 0 3/4 3/4 3/4 3/4 3/4 3/4 Nom. 3/4 3/4 3/4 3/4 0.4 Max. 9.1 7.1 9.1 7.1 3/4 0.23 1.45 1.6 0.15 0.75 0.20 7
Rev. 1.80
15
July 27, 2009
PATENTED
HT1620
Holtek Semiconductor Inc. (Headquarters) No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw Holtek Semiconductor Inc. (Taipei Sales Office) 4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 (International sales hotline) Holtek Semiconductor Inc. (Shanghai Sales Office) G Room, 3 Floor, No.1 Building, No.2016 Yi-Shan Road, Minhang District, Shanghai, China 201103 Tel: 86-21-5422-4590 Fax: 86-21-5422-4705 http://www.holtek.com.cn Holtek Semiconductor Inc. (Shenzhen Sales Office) 5F, Unit A, Productivity Building, No.5 Gaoxin M 2nd Road, Nanshan District, Shenzhen, China 518057 Tel: 86-755-8616-9908, 86-755-8616-9308 Fax: 86-755-8616-9722 Holtek Semiconductor Inc. (Beijing Sales Office) Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031 Tel: 86-10-6641-0030, 86-10-6641-7751, 86-10-6641-7752 Fax: 86-10-6641-0125 Holtek Semiconductor (USA), Inc. (North America Sales Office) 46729 Fremont Blvd., Fremont, CA 94538 Tel: 1-510-252-9880 Fax: 1-510-252-9885 http://www.holtek.com
Copyright O 2009 by HOLTEK SEMICONDUCTOR INC. The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holteks products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.
Rev. 1.80
16
July 27, 2009

▲Up To Search▲

Price & Availability of HT162009

	To Download HT162009 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .